

**IN THE DRAWINGS:**

The attached sheet of drawings includes changes to FIG. 8. This sheet, which includes FIG. 8, replaces the original sheet including FIG. 8.

**REMARKS**

Claims 1, 3, 14-29 and 31-36 are pending in this application, of which claims 17-28 have been withdrawn from consideration and claims 1, 3, 14, 29 and 36 have been amended. Claims 2, 4-13 and 30 have been canceled. No new claims have been added.

The Examiner has objected to the drawings for an informality which has been corrected in the attached print of FIG. 8

Claims 29-36 stand rejected under 35 U.S.C. § 112, first paragraph, for failing to comply with the written description requirement.

Applicant respectfully disagrees.

Claims 29-36 recite a variable delay circuit receiving first and second clock signals, and delaying the second clock signal.

The Examiner has urged that the drawings do not show two clock signals input to either delay circuit 2 or to time difference expander circuit 3. Time difference expander circuit 3 receives only a single delayed clock signal, according to the drawings.

Claims 29-36 have been amended to address this rejection, which should be withdrawn.

Claims 1-16 and 29-36 stand rejected under 35 U.S.C. § 112, second paragraph, as indefinite.

As noted above, FIGS. 5, 7 and 9 show that the time difference expander receives only one signal, the delayed input ("first") signal. It does not receive the "second" signal or the control signal (CLK). As the Examiner has noted:

Therefore it is not clear to the examiner how the circuit can function as claimed, when it receives only one signal. In addition applicant

discloses in the specification that figures 11-19 show different embodiments of the time difference expander (3) shown in previous Figures. It is not clear to the examiner how the time difference expander shown in Figures 11-19 correlates to the time difference expander (3) shown in the previous Figures. For example the time difference expander shown in Figure 4-10 shows a circuit having a single input and a single output. This does not correspond to Figures 11-19 wherein the time difference expander has multiple inputs and outputs. Correction or clarification is required. [Sic.]

Applicant respectfully disagrees.

The feature “a variable delay circuit, receiving the first and second clock signals and delaying the second clock signal,” described in claim 29, is supported by FIGS. 4, 5, 26A and 26B; the descriptions disclosed in paragraphs [0153] through [0164] and paragraphs [0222] through [0226], and the like. Please note that, as pointed out by the Examiner, for example, in FIG. 5, it is not apparently described that the variable delay circuit receives a first clock signal (A) and a second clock signal (B, C). However, for example, in FIG. 26A, a first converter circuit (CA) receives a first input signal (CLK-A) and a second input signal (CLK-B), and a second converter circuit (CB) delays an input signal (IN) in accordance with an output of a gate step information converter circuit.

Thus, the 35 U.S.C. § 112, second paragraph, rejection should be withdrawn.

In view of the aforementioned amendments and accompanying remarks, claims 1, 3, 14-16, 29 and 31-36, as amended, are in condition for allowance, which action, at an early date, is requested.


U.S. Patent Application Serial No. 10/708,145  
Response to Office Action dated March 23, 2005

If, for any reason, it is felt that this application is not now in condition for allowance, the Examiner is requested to contact Applicant's undersigned attorney at the telephone number indicated below to arrange for an interview to expedite the disposition of this case.

In the event that this paper is not timely filed, Applicant respectfully petitions for an appropriate extension of time. Please charge any fees for such an extension of time and any other fees which may be due with respect to this paper, to Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, KRATZ, QUINTOS,  
HANSON & BROOKS, LLP



William L. Brooks  
Attorney for Applicant  
Reg. No. 34,129

WLB/ak  
Atty. Docket No. **960637D**  
Suite 1000  
1725 K Street, N.W.  
Washington, D.C. 20006  
(202) 659-2930



23850

PATENT TRADEMARK OFFICE

Enclosures: Petition for Two Month Extension of Time  
Replacement Sheets of Drawing (FIG. 8)

Q:\HOME\AKERR\WLB\960637d\amendment aug 2005